In recent years, reversible logic is the most popular and emerging technology and it will be having wide applications in the field of Low power CMOS, quantum computing and optical computing. Circuits with reversible logic gates provide low power dissipation and low energy loss. This paper proposes the Adder/Subtractor designs that are used in many DSP applications. This paper proposes the efficient Adder/Subtractor design in terms of gate count, garbage outputs, constant inputs and quantum cost. The proposed circuits will simulated using ModelSim simulator and implemented on Xilinx FPGA platform.
INTRODUCTION
In today's life require technology that will offers faster in operating and complex and smaller devices means circuits which occupies less area and consists more number of transistors in that small area. As the faster operating and smaller, complex in terms of area occupation the technology makes increased power dissipation in the circuit. In 1961 R. Landauer [1] proposed that "The logic components that are not reversible during computation process generate heat energy of kTln2 joules of energy for every bit of information that is lost". Where k is Boltzmann's constant and T is absolute temperature, at room temperature T for one bit loss, it will generate 2.86×10 -21 Joules of energy, this value will be small but we cannot neglect this value. In larger design for bit loss the energy dissipation will be high, this will increases the power dissipation and reduces the life time of the device. In 1973 C. H. Bennet [2] proposed that "If the computation can be done in reversible manner zero energy dissipation is possible". The amount of energy dissipated is related to the number of bit loss in computation. Reversible circuits can be constructed with a set of reversible logic gates. Arithmetic circuits such as Adders, Subtractors and Multipliers are the essential blocks of a computing system. The Adder/Subtractor circuits are required in a number of Digital Signal Processing applications. Minimization of the number of Reversible gates, Quantum cost and garbage inputs/outputs are the focus of research in Reversible logic.
REVERSIBLE LOGIC GATES
The reversible logic gates will be having n-input and n-output i.e. equal number of input and equal number of output. In reversible logic inputs can be uniquely recovered from the output. If a reversible gate has k inputs, and therefore k outputs, then it is a k*k reversible gate. In reversible gates fan out are not permitted, if there it must not exceed more than one. No feedback paths are allowed i.e. circuit is acyclic. Some important factors in reversible logic are Garbage output, constant input, quantum cost etc [3, 4] .
It is the number of reversible gates used to realize the system.
Garbage Output (GO):
It is the unutilized output from the reversible gate, it is very much essential to achieve reversibility and it must be not used for further computation.
Constant Input (CI): Constant inputs are those inputs that are used to generate a given logical expression using the reversible logic gates. Constant inputs are maintained at either a constant 0 or constant 1.
Quantum Cost (QC):
Each reversible gate has a cost associated with it called quantum cost [5, 6] . The quantum cost of a reversible gate is the number of 2*2 reversible gates or quantum logic gates required in designing it. The quantum cost of all reversible 2*2 gates is taken as unity. The cost of all the 1*1 reversible gates such as NOT gate is assumed to be zero [5] .
An efficient design in reversible logic should have the following features [7] Fault tolerant circuit means the system to continue its operation properly when failure occurs in any of the component. In a circuit due to errors system failure happens. The errors can be detected by parity checking. If the system will be made up using fault tolerant components then the error detection and correction process will much easier. B Parhami [12] shown some methods of error detection in reversible circuits, those standard methods of error detection will presents some problems because in reversible logic circuits fan out are not permitted and we have to take care of garbage bits. For parity preserving output data, the data can be checked in a manner i.e. in a computational critical path. For parity preserving gate the ex-or of input will matches with the ex-or of output. For a 4*4 reversible gate it will satisfies the condition of ABCD=PQRS, where ABCD is input parity and PQRS is output parity. This means that the gate will be parity preserving. Therefore parity preserving circuits will be future design trends to design fault tolerant reversible systems. So fault tolerant circuits can be constructed by parity preserving reversible logic gates. Some of the parity preserving reversible gates are 3*3 Feynman double gate (F2G) [12] 
Feynman Double Gate (F2G):
Feynman double gate (F2G) [12] is a 3*3 gate shown in Figure 1 . It has A, B and C as input vector and output vector as P = A, Q = AB, and R = AC. Quantum cost is equal to 2. 
PROPOSED DESIGN
The proposed design will work singly a unit which consists of both adder and subtractor. The design will consists of control line ctrl which will selects adder or subtractor according the control logic input i.e. when ctrl is at logic 0, the circuit will acts as adder and when ctrl is at logic 1, the circuit will acts as subtractor. The below section covers the design of reversible fault tolerant half adder/subtractor, full adder/subtractor, 8-bit parallel adder/subtractor and 4-bit BCD adder/subtractor.
Fault Tolerant Half Adder/Subtractor (FT_HAS)
The Fault Tolerant Half Adder/Subtractor (FT_HAS) [17] is realized using one Modified IG (MIG) gate and one Fredkin gate (FRG) shown in Figure 6 . The design will be having two inputs A & B and a control line ctrl which will controls mode of operation i.e. when ctrl is at logic 0, the circuit will acts as half adder and when ctrl is at logic 1, the circuit will acts as half subtractor [16] . It will be having two constant inputs that are forced at logic 0 and three garbage bits g1 to g3. Quantum cost of this circuit is 12. 
Fault Tolerant Full Adder/Subtractor (FT_FAS)
The Fault Tolerant Full Adder/Subtractor (FT_FAS) is realized using Two Modified IG (MIG) gate, one Fredkin gate (FRG) shown in Figure 7 . The circuit will be having three inputs A, B & C in (For full subtractor A, B & B in are inputs) and a control line ctrl which will controls mode of operation i.e. when ctrl is at logic 0, the circuit will acts as full adder and when ctrl is at logic 1, the circuit will acts as full subtractor [16] . It will be having two constant inputs that are forced at logic 0 and four garbage bits g1 to g4. Quantum cost of this circuit is 19. 
Fault Tolerant 8-bit Parallel Adder/Subtractor
A n-bit parallel adder/subtractor will require chain of n full adders/subtractors and one half adder/subtractor. Therefore 8-bit Fault Tolerant Parallel Adder/Subtractor is constructed by using One Fault Tolerant Half Adder/Subtractor (FT_HAS) and Seven Fault Tolerant Full Adder/Subtractor (FT_FAS). It will having two 8-bit numbers are A 0 to A 7 and B 0 to B 7 as inputs and a control line ctrl which will control the mode of operation i.e. when ctrl is at logic 0, the circuit performs 8-bit addition and when ctrl is at logic 1, the circuit performs 8-bit subtraction.
The Carry/Borrow obtained after Addition/Subtraction is represented by C1/B1 to C7/B7. The outputs Sum/Difference and Carry/Borrow are shown as S0/D0 to S7/D7 and C8/B8 respectively [19] .The Figure 8 shows the 8-bit Fault Tolerant Parallel Adder/Subtractor.
Fault
Tolerant 4-bit BCD Adder/Subtractor 4-bit Fault Tolerant BCD Adder/Subtractor shown in Figure 9 is constructed using 4-bit Fault Tolerant Parallel Adder/Subtractor and 4-bit Fault Tolerant Parallel Adder (constructed using Seven MIG gate) [20] and BCD error detection circuit (Three NFT and Two F2G gate) [18] 
RESULTS
The entire design is modeled using Verilog. The coding is done on Xilinx ISE13.2 on Spartan 3 using target device: XC3S400-PQ208 at speed grade of -5. Simulation can be done using ModelSim SE 6.3f simulator.
The simulation result for FT_HAS is shown on Figure 10 & Figure 11 and FT_FAS is shown on Figure 12 & Figure 13 and Parallel Adder/Subtractor is shown on Figure 14 & Figure  15 and BCD Adder/Subtractor is shown on Figure 16 respectively. Table 1, Table 2 and Table 3 
CONCLUSION AND FUTURE WORK
This paper presents efficient fault tolerant adder/subtractor in terms of gate count, constant input, garbage output and quantum cost. The proposed design can work as single unit that can act as adder as well as subtractor depending upon the requirement.
The proposed fault tolerant adder/subtractor can be used to design arithmetic components such as carry save adder, carry skip adder and multipliers. Existing Work [17] This Study
